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Abstract—This paper presents a simulation-based method for 
evaluating the static offset in discrete-time comparators. The 
proposed procedure is based on a closed-loop algorithm which 
forces the input signal of the comparator to quickly converge to 
its effective threshold. From this value, the final offset is compu-
ted by subtracting the ideal reference. The proposal was valida-
ted using realistic behavioral models and transistor-level simula-
tions in a 0.18µm CMOS technology. The application of the 
method reduces by several orders of magnitude the number of 
cycles needed to characterize the offset during design, drastically 
improving productivity. 
Keywords—comparator offset evaluation; discrete-time; Flash-
ADC; simulation-based techniques. 
I.  INTRODUCTION 
Discrete-time comparators are basic building blocks in mixed-
signal systems, almost ubiquitous in all analog-to-digital 
(ADC) architectures, such as Flash, Pipeline, SAR (Successive-
Approximation-Register) or Sigma-Delta. During the design 
phase of this kind of comparators, the determination of their 
static offsets at simulation level is a fundamental but tedious 
task, especially when mismatch and PVT (process, voltage and 
temperature) variations must be analyzed. Different aspects 
such as the effective input level sampled by the comparator, 
different clock phases used in the structure and variability 
range in the nominal threshold should be properly established 
in the simulation test set-up. Usually, a slow ramp or triangular 
stimulus is considered. Their amplitudes have to span (with 
enough security margin) the maximum and minimum expected 
threshold shift, which implies long transient simulations during 
verification, affecting to the design productivity. For instance, 
dynamic latch comparators could suffer offset errors up to 
200mV in CMOS technologies [1]-[2], and hence, a range of 
400mV would be required (span = 400mV). In these 
conditions, reaching a 1mV precision during PVT variation 
characterization (accuracy = 1mV) would need 400 cycles 
(=span/accuracy) per simulation run.  
  This work presents a closed-loop simulation technique for 
evaluating the offset during design phase. The method is based 
on the inclusion of the comparator in a binary search algorithm 
which forces its input signal to achieve its effective threshold 
with fast convergence. Given the wanted ideal threshold, the 
offset is obtained by a simple subtraction. The search algorithm 
does not need any estimation of the threshold span, or knowing 
its ideal location to provide a fast convergence to the actual 
value. Considering that we approximately know the range of 
the mismatch and PVT variability of the comparator threshold, 
the number of clock cycles is reduced to Nc ≈ log2 (span/ accu 
 
racy), drastically relaxing the simulation time with respect to 
the classical ramp-stimulus analysis. This means for the 
previous example, that only 9 cycles would be required (2 
orders of magnitude lower).  
Contents in this paper are distributed as follows. Section II 
shows the basic concepts and followed notation. It also makes 
revision of the standard test ADC methods for offset charac-
terization [3]-[4], since comparators can be understood as 1-bit 
ADC. Section III presents the proposed method. In Section  IV, 
the behavioral and transistor levels simulations results are 
presented. Finally, conclusions are drawn. 
II. OFFSET IN DISCRETE-TIME COMPARATORS 
The basic functionality of a discrete-time comparator 
consists in discriminating if the sampled analog input signal, 
x[n] = x(nT), where n and T are the sampling index and clock 
period respectively, is above or below a given threshold l.  This 
threshold is defined as the analog input level at which the 
output bit commutes from low to high logical values. When 
x[n]  l, the output code b[n] takes the logical value 1. If x[n] < 
l, b[n] has the logical value 0. In a compact manner, b[n] is 
expressed as, 
  [ ] ( [ ] ) with [ ] ( ) ; idealb n x n l x n x nT l l off      (1) 
where the offset is the threshold shift with respect to its ideal 
value lideal, i.e. off = l –lideal. 
The dependence of the output code b[n] on the clock intro-
duces additional difficulties in determining the offset during 
design, with respect to the continuous-time comparator coun-
terpart, since a) the DC sweep simulations are not any more 
valid, b) offset evaluation must be performed by relatively long 
transient simulations, and c) the accuracy in the estimation 
depends on the relationship between the input stimulus 
(typically, ramps or triangular signals) and the sampling clock 
edge. Fig. 1 shows this effect in a simple example of a 
triangular input signal considering that the sampling instant 
coincides with the clock rising edge. Note that, the uncertainly 
 in the determination of the comparator offset is directly 
related to the ramp slope, sramp =  / T. This dependence pro-
duces that given a threshold uncertainly |off|max, the minimum 
number of clock cycles to achieve a wanted accuracy  
becomes, 
 maxmax/ 2 / ; | | max | |c idealN span off off l l       (2) 
where the factor 2 arises from allowing positive and negative 
values in the offset, off = l – lideal. From this expression, the 
minimum time per simulation is sim ct N T , making evident 
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that the classical analysis of the offset is not computationally 
efficient, and different test strategies need to be developed. 
The following sub-sections summarize the existing 
simulation-based methods using both open-loop [5] and close-
loop [6] configurations. These methods are directly based on 
the standard test methods for ADC static experimental 
characterization [3]-[4], taking into account that a comparator 
is by definition a 1-bit ADC. Although [3]-[4] have indubitable 
advantages due to transient random-noise immunity, they result 
inefficient in terms of computation time in a well-controlled 
simulation environment where thermal and flicker noise are 
disabled in transient simulations. This drawback is overcome in 
our technique by embedding the comparator under test in a 
binary search loop which shows fast convergence to its actual 
offset error. Simultaneously to the publication of our proposal, 
a close-loop technique to calibrate the offset in the decision 
comparator of a SAR-ADC has been presented in [7]. 
A. Statistical Evaluation of Offset (Open-loop) 
Static characterization of ADCs is usually performed by 
histogram-based methods [3]. These techniques traditionally 
use an analog signal with known amplitude probability 
function (such as sinusoidal or ramp signals) and with greater 
linearity than the ADC under test. Based on the difference 
between the ideal and measured output code probabilities in an 
open-loop configuration, the method obtains a statistical 
measurement of the ADC representative code transitions lk in 
the input-output characteristic. 
In the standard histogram method, the estimation of the 
input signal voltage parameters —amplitude (A) and offset vos 
— is often performed using exclusively the information of the 
ADC output code k with resolution N >1. Obviously, for a 
comparator, i.e. N = 1, since this digital approach is not any 
more valid, the parameters of the input stimulus must be 
extracted in the analog domain. This could be limiting in the 
laboratory, but in simulation set-up a well-known stimulus can 
be considered. Taking into account this information, the 
comparator offset is obtain using a simple statistical processing 
of the comparator output bit b.  For a triangular input signal 
[3], the method estimates the output code probability, p1 when 
b = 1, by the relative frequency of the output occurrence. Any 
deviation from its ideal ½ value is directly caused by an offset, 
which can be statistically evaluated as follows,  
 12 (1 / 2 ) os idealoff A p v l      (3) 
The main disadvantages for this approach in a simulation 
environment [5] are on one hand, that special care should be 
paid to the analogue input stimulus to assure its statistical pro-
perties (uniformity for ramp and triangular), and other hand, 
that due to statistical processing a big number of samples are 
needed. Actually, given an accuracy , the number of samples 
could exceed those needed in (2) for the ramp input stimulus, 
and hence, it is not recommended for simulation set-up. 
B.  Servo-loop Evaluation of Offset (Closed-loop) 
A basic configuration of the servo-loop test method is 
illustrated in Fig. 2a. A feedback loop is created that forces the 
N-bit ADC to any desired code transition edge. The ADC input 
test stimulus may be generated by an M-bit DAC (digital-to-
analogue converter) with M > N, as illustrated, and additional 
low-pass filtering may be incorporated. Alternatively, the 
feedback signal can be generated by an analogue integrator 
which integrates either a positive or negative reference voltage 
depending on the comparator output [4]. In any case, the ADC 
output code k is compared to some value Z. When the ADC 
output is smaller than the value Z, the DAC input will be 
incremented by the Up/Down counter. When the ADC output 
reaches the value Z, it will decrement the DAC input. In the 
quiescent state, the ADC input will oscillate around the 
particular code transition edge, and the value can be measured 
as the average voltage on the ADC input. All code transition 
edges can be tested by incrementing the value Z from 1 to 2N-1. 
In the case of a comparator, i.e. a 1-bit ADC, the scheme is 
simplified since just a single transition (the comparator thres-
hold) is defined. Using this idea, a simulation-based approach 
was presented in [6]. The method is a direct translation of the 
servo-loop with a continuous-time integrator in the feedback 
loop, as shown in Fig. 2b. A disadvantage of this proposal is 
that extra analog building blocks are introduced in the 
simulation set-up (resistors, gm-C integrator) with the conse-
quent penalty in terms of simulation time. Independently of the 
integrator architecture, the servo-loop approach shows a slow 
convergence to the actual threshold value when mismatch and 
PVT variations are considered. Actually, the number of 
samples needed to achieve convergence in a simulation 
environment could be sensibly greater than those predicted by 
(2), since the updating step is in the order of , and extra time 
should be allocated to let the analog averaging filter to settle. In 
conclusion, this method could be ineffective in terms of 
computation resources in a simulation environment.  
III. PROPOSED CLOSED-LOOP METHOD 
To reduce the simulation time during the offset evaluation, 
we have developed a closed-loop method based on a binary 
search algorithm which shows a fast convergence to the actual 
comparator threshold. The search algorithm does not need any 
Fig. 1. Effect of apparent offset in Discrete-time Comparators. 
Fig. 2. a) Offset evaluation based on the mixed-signal implementation of the 
servo-loop method; b) application for offset estimation in [6]. 
estimation of the threshold span, or knowing the ideal location 
of the threshold to drastically reduce the number of clock 
cycles. The key idea of the method is the inclusion of the dis-
crete-time comparator under test (DT-CUT) as the decision 
block in a SAR-loop.  
In the SAR ADC architecture (Fig. 3), the analog input 
digitalization is iteratively performed by comparing the input 
signal with a reference, which is generated by an internal DAC, 
according to a digital SAR control unit. Conceptually, the SAR 
ADC is formed by a SH, an internal DAC and a control unit 
which performs the binary search. If a binary weighted DAC is 
considered, the number of cycles to achieve convergence is in 
the order of the resolution N of the converter. In this topology, 
the feedback voltage vfb becomes an analog estimation of the 
sampled analog input xs. Taking into account the sign criterion 
in the figure, the comparator output is, 
  [ ] ( [ ] )fb sout n v n x l    (4) 
from which the final value of vfb is derived in the form, 
 [ ]fb sv N x l      (5) 
where  is the quantization error, evaluated from the full-
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where the full scale FS is given by the DAC references (Rp,Rn) 
with a factor  depending on single or differential mode.  
Since we are interested in the location of threshold l, the 
external input signal xs in (5) is not need, i.e. xs = 0, and neither 
the SH. Taking into account this modification, Figure 4 shows 
the conceptual scheme for our proposed simulation set-up. It 
comprises the comparator under simulation and a VIS (virtual 
instrument for simulation) block that resembles the 
functionality of the SAR and DAC blocks in the closed-loop 
approach, but it is implemented in any high-level description 
language. This VIS: a) has a fully functional description, 
b) does not contain any circuit-level device, and hence, c) has a 
negligible contribution to the total simulation time. As 
highlighted at the introduction, the search algorithm does not 
need any estimation of the threshold span, or knowing the ideal 
location of the threshold to provide a fast convergence to the 
actual value. Considering we approximately know the range of 
the mismatch and PVT variability of the comparator threshold, 
the initial algorithm seed (vfb[0] = lideal, the center of the search 
span) and range (FS = span) can be defined. In this case, the 
number Nc of clock cycle coincides with the resolution N of the 
SAR-ADC counterpart. Taking into account the second term in 
(6), it reduces to: 
 2 2log ( / ) log ( / )cN N FS span accuracy           (7) 
where     is the ceiling operator, drastically relaxing the simu-
lation time with respect to the previous approaches. If the va-
riability information is not available, only a few extra cycles 
are needed (typically, 3 or 4) to resolve the actual estimation 
with enough accuracy. For instance, if a comparator has a 
200mV offset uncertainly (span = 400mV), but we do not have 
this information in advance, we can always use technological 
limit to establish the VIS span (FS = FStech). For a technological 
node with VDD =1.8V, a maximum range in differential mode 
would be FStech = 2α·VDD, where α is an architectural-
dependent factor, typically ranging from 0.5 to 1. In a 1.8V 
0.18µm CMOS process with FStech = 2V (α = 0.556), the extra 
number of cycles needed to measure the offset becomes = 
log2(FStech /span), which particularized for a 1.8V 0.18µm 
CMOS process with  FStech = 2V, only supposes 3 additional 
cycles. 
The method can be easily extended for offset evaluation in 
comparators of Flash ADCs considering a multiplexer at the 
output of the bank of comparators which selects one of the 
thermometer bits in the output code as input for the VIS. 
Proceeding like this, the different offsets for all comparators 
can be sequentially evaluated (comparator by comparator). 
When the comparator under test is embedded in an ADC as in 
the Flash topology, the complete output code k with resolution 
N can be considered to accelerate the convergence speed. 
IV. VALIDATION RESULTS 
The validation of the proposed method was performed in 
multiple cases of study in different CMOS technologies. In this 
section, some simulation examples developed within the Ca-
dence DesignFramework II environment are presented. In all 
cases, the VIS was described in a compact block with VerilogA 
and a fully differential comparator was considered. 
A. Behavioral Simulations 
The first example considers a behavioral model of the 
comparator with offset also in VerilogA. The aim of these 
simulations is to illustrate the accuracy and convergence of the 
method to the actual comparator threshold, even when its ideal 
value is not known a priori (worst-case conditions). Fig. 5 
shows the behavioral simulations of transient convergence 
process for different comparator thresholds values {-505.7, 
111.2, 477.3}mV with FStech = 2V and T = 10ns. The curves 
with markers, which correspond to the offset estimations, are 
superposed with actual offset values using the same color 
criteria to easily identify correspondence.  The number of steps 
(clock cycles) in the VIS is N = 12, which provides according to 
(6) an accuracy in the threshold estimation of  ≈ 0.49mV. In 
all the cases, this theoretical limit was satisfactorily verified. 
Fig. 3. Simplified block diagram of SAR-ADC. 
Fig. 4. Conceptual scheme of the proposed closed-loop method with fast
convergence speed. 
B. Transistor-level Simulations 
 This section presents results for the offset evaluation at full 
transistor level with mismatch and process variations (PVT). 
Two fully differential cases of study are considered in a 
0.18m CMOS process, labeled SCPC and SADL in Fig. 6a-b, 
respectively, which are comprised by: 1) a high-precision 
comparator based on a switched capacitor front-end with 
preamplifer, a dynamic latch followed by a RS latch and 
buffers, and 2) a relatively low-accuracy comparator without 
active front-end, the input of which is directly a stand-alone-
alone dynamic latch (SADL), respectively. In the first stage, 
threshold voltages (lp,ln) are generated from a resistive ladder 
(omitted in the figure), while in the second topology, its 
generation is embedded in the circuit considering a size 
imbalance between input transistors MR1-R2 [2] (in both exam-
ples, zero ideal thresholds, lideal = 0, were implemented).  
Fig. 6c shows histogram distribution of the input referred 
offset estimations using Monte-Carlo analysis for the SCPC 
topology. Fig. 6d shows the equivalent results for the SADL 
comparator in the same conditions. As expected the input refe-
rred offset is much more sensitive to mismatch in this second 
case with a standard deviation std = 41mVrms and maximum 
offset |off|max=130mV, in contrast with the std=12mVrms and 
|off|max= 33mV for the SCPC. In each run, the offset is 
measured using a VIS with N = 12 and worst case span FStech = 
2Vpp. The total CPU time (#runs: 300) was 17 minutes. For the 
same accuracy, the equivalent CPU time using the classical 
ramp method would be 91 days (17 days with a reduced span 
of 400mV). 
CONCLUSIONS 
This work presents a closed-loop simulation technique for 
evaluating the offset of discrete-time comparators during their 
design phase. The method, which uses a binary search algo-
rithm, is based on the inclusion of the comparator under test in 
a SAR-loop that forces the input signal of the comparator to 
converge to its effective threshold with fast convergence (two 
orders of magnitude lower than existing approaches).  
The search algorithm does not need any estimation of the 
threshold span, or knowing the ideal location of the threshold 
to drastically reduce the simulation time during comparator 
design phase. If the variability information of mismatch and 
PVT in the comparator threshold is known a priori, the number 
Nc of clock cycle to achieve convergence is reduced to Nc   ≈ 
log2 (span/accuracy). If this information is not available, only a 
few extra cycles are needed (typically, 3 or 4). 
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Fig. 5. Behavioral simulations of transient convergence process for different
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